

THE INVENTION CLAIMED IS:

1. A method for determining a control block index for a data cell received by a network processor coupled to an ATM network comprising:

5 receiving a data cell at a port, the data cell having a virtual path identifier and a virtual channel identifier;

determining a port number for the port;

10 employing bits of at least one of the virtual path identifier, the virtual channel identifier and the port number to create a first address;

employing the first address to access a first memory and to obtain a first entry from the first memory, the first entry specifying:

15 a first base memory address;

a number of bits of the port number to use in the control block index;

a number of bits of the virtual path identifier to use in the control block index; and

20 a number of bits of the virtual channel identifier to use in the control block index; and

employing the first base memory address and the number of bits of the port number, virtual path identifier and virtual channel identifier specified by the first entry to  
25 create a control block index for the data cell.

2. The method of claim 1 wherein employing bits of at least one of the virtual path identifier, the virtual channel identifier and the port number to create the first  
30 address comprises employing bits of at least one of the virtual path identifier and the port number to create the first address.

3. The method of claim 1 wherein the first memory is an on-chip memory of the network processor.

4. The method of claim 3 wherein the first memory  
5 comprises an on-chip random access memory.

5. The method of claim 1 wherein employing the first base memory address and the number of bits of the port number, virtual path identifier and virtual channel identifier  
10 specified by the first entry to create the control block index for the data cell comprises:

selecting the number of bits of the port number specified by the first entry;

selecting the number of bits of the virtual path  
15 identifier specified by the first entry;

selecting the number of bits of the virtual channel identifier specified by the first entry;

catenating any selected bits; and

adding the catenated selected bits to the first  
20 base memory address.

6. The method of claim 5 further comprising:

shifting the control block index; and

adding the shifted control block index to a main  
25 system memory base offset so as to generate a control block memory address.

7. The method of claim 6 further comprising employing the control block memory address to obtain a control  
30 block from a main system memory.

8. The method of claim 5 further comprising verifying that non-selected port number, virtual path identifier and virtual channel identifier bits are zeroed.

5 9. The method of claim 1 further comprising pre-selecting which bits are used to form the first address.

10 10. The method of claim 1 further comprising selecting each entry for the first memory.

11. A system adapted to determine a control block index for each data cell received by a network processor coupled to an ATM network comprising:

15 a first memory having a plurality of entries, each entry including:

a base memory address;

a number of bits of a port number of a port that receives a data cell to use in the control block index;

20 a number of bits of a virtual path identifier of the data cell to use in the control block index; and

a number of bits of a virtual channel identifier of the data cell to use in the control block index; and

25 a logic circuit adapted to: generate an address for accessing the first memory based on bits of at least one of a port number of a port that receives a first data cell, a virtual path identifier for the first data cell and a virtual channel identifier for the first data cell; and

30 employ the address to obtain an entry of the first memory; and

employ the base memory address and the number of bits of the port number, virtual path identifier and virtual channel identifier specified by the entry to create a control block index for the first data cell.

5

12. The system of claim 11 wherein the first memory is an on-chip memory of the network processor.

13. The system of claim 11 wherein the logic circuit  
10 is adapted to create the control block index for the first data cell by:

selecting the number of bits of the port number specified by the entry of the first memory;

15 selecting the number of bits of the virtual path identifier specified by the entry;

selecting the number of bits of the virtual channel identifier specified by the entry;

catenating any selected bits; and

20 adding the catenated selected bits to the base memory address specified by the entry to form the control block index.

14. The system of claim 13 wherein the logic circuit is further adapted to:

25 shift the control block index; and

add the shifted control block index to a main system memory base offset so as to generate a control block memory address.

30 15. The system of claim 11 further comprising a processor coupled to the first memory and the logic circuit and adapted to:

determine each entry within the first memory;  
and

determine which bits of a port number of a port  
that receives a data cell, a virtual path identifier for the  
5 data cell and a virtual channel identifier for the data cell  
are employed to generate an address for the first memory.

16. A method for address mapping in a network  
processor, the method comprising:

10 determining a port number of a port that  
receives a data cell;

determining a virtual path identifier and a  
virtual channel identifier for the data cell;

15 creating a first index based on at least one of  
the port number, the virtual path identifier and the virtual  
channel identifier;

accessing one of a plurality of entries stored  
in a first on-chip memory using the first index;

20 creating a second index based on the accessed  
entry of the first on-chip memory; and

accessing an entry of a second memory based on  
the second index.

17. The method of claim 16 wherein each entry stored  
25 in the first on-chip memory contains a base address field and  
one or more of a number of port number bits field, a number of  
virtual path identifier bits field and a number of virtual  
channel identifier bits field.

30 18. A system adapted to perform address mapping in a  
network processor comprising:

a first on-chip memory having a plurality of  
entries; and

a logic circuit adapted to:

create a first index based on at least one of a number of a port that receives a data cell, a virtual path identifier for the data cell and a virtual channel identifier

5 for the data cell;

access one of the plurality of entries stored in the first on-chip memory using the first index; and

create a second index based on the accessed entry of the first on-chip memory.

10

19. The system of claim 18 wherein each entry of the first on-chip memory contains a base address field and one or more of a number of port number bits field, a number of virtual path identifier bits field and a number of virtual channel

15 identifier bits field.